

Fig. 1




Fig 2






Fig. 3


(a)




(b)




(c)




(d)



(e)



(f)



۱۴





FIG. 4

- (a) CURRENT OF FIRST SEMICONDUCTOR SWITCHING DEVICE 6
 - (b) VOLTAGE OF FIRST SEMICONDUCTOR SWITCHING DEVICE 6
 - (c) CURRENT OF SECOND SEMICONDUCTOR SWITCHING DEVICE 7
 - (d) VOLTAGE OF SECOND SEMICONDUCTOR SWITCHING DEVICE 7
 - (e) CURRENT OF FIRST CAPACITOR 4
 - (f) VOLTAGE OF FIRST CAPACITOR 4
 - (g) VOLTAGE OF SECOND CAPACITOR 5

Fig. 5



21 ERROR SIGNAL GENERATION CIRCUIT

22 FREQUENCY-MODULATED SIGNAL GENERATION CIRCUIT

221 LOWEST FREQUENCY LIMITING CIRCUIT

23 OSCILLATION CIRCUIT

24 DEAD TIME GENERATION CIRCUIT

26 SWITCHING DEVICE DRIVE CIRCUIT

Ref
(基準電流)
REFERENCE CURRENT

V_{QSC}

周波数差調信号
作成回路


誤差信号作成回路

デッドタイム
作成回路

スイッチング素子駆動回路

Fig. 6

(a)



(b)





Fig. 7

(a)



(b)




Fig. 8




Fig. 9

$T_0 \sim 23$ DEAD TIME GENERATION CIRCUIT
-23のaへ 24 デッドタイム生成回路




Fig. 10






Fig. II


(a)



(b)



(c)



(d)




Fig. 12




Fig. 13

23






Fig. 14

(a)



(b)



(c)




Fig. 15




Fig. 16

